

Computer Processors

Development of Intel Computer Processors

Type/ Generation	Year	Data/Addr (bit)	Level1 Cache (KB)	Memory Speed (MHz)	Internal Clock Speed (MHz)
8088 /1	1979	8/20	None	4.77-8	4.77-8
8086 /1	1978	16/20	None	4.77-8	4.77-8
80286 /2	1982	16/24	None	6-20	6-20
80386DX /3	1985	32/32	None	6-33	6-33
80386SX /3	1988	16/32	8	6-33	6-33
80486DX / 4	1989	32/32	8	25-50	25-50
80486SX /4	1989	32/32	8	25-50	25-50
80486DX2 /4	1992	32/32	8	25-40	25-80

Computer Processors

Development of Intel Computer Processors

Type/ Generation	Year	Data/Addr (bit)	Level1 Cache (KB)	Memory Speed (MHz)	Internal Clock Speed (MHz)
80486DX4/4	1994	32/32	8+8	25-40	75-120
Pentium /5	1993	64/32	8+8	60-66	60-200
MMX /5	1997	64/32	16+16	66	166-23
Pentium Pro/6	1995	64/36	8+8	66	150-200
Pentium II/6	1997	64/36	16+16	66	233-300
Pentium II/6	1998	64/36	16+16	100	450-1.2GHz
Pentium III/6	1999	64/36	16+16	266	500-1.67GHz
Pentium 4/7	2000	64/36	12+8	400	1.4GHz-2.2GHz

Intel 386/486 processors



7

- 80386SX is half speed of DX
- Intel 486, twice faster, 8K cache on chip
- 486DX with co-processor on board
- 486DX2, double internal clock for on chip data transfer
- 486DX4, triple speed, 16k cache

July 22,2003.

July 22.2003.

Computer Organisation Day One



	0	
ó	22	2
N	87	

- Year 1993, CISC, 3.3 million transistors, 0.35-micron process
- Internal 32bit bus, external 64bit data bus
- Majority 3.3v, dual pipelined superscalar, execute more instructions per clock cycle
- Prefetch, Instruction Decode, Address Generate, Execute and write Back
- Two parallel integer pipelines, enabling it to read, interpret, execute and dispatch two operations simultaneously
- Two 8KB, two-way set, associative buffers (Level 1 cache)
- One for instruction and one for data

Pentium Processor



9

- A Branch Target Buffer (BTB) provides dynamic branch prediction
- BTB enhances instruction execution by "remembering" the way an instruction branch and applying the same branch the next time the instruction is used
- 80-ponit Floating Point Unit Handles "real" numbers
- System Management Mode (SMM) controls power use of the processor and peripherals

July 22,2003.

Computer Organisation Day One



Pentium Pro Processor (for reference) System Bus L2 256K/512K Cache Bus interface Unit L1 D CACHE Feisli Store Floating Point EU L1 Recorder Buffer Next nstructio Cache PART 0 Integer Cl OUT OF ORDER Jump Ell RETIRE LINIT IN OROLE PART 1 Instruction Decode x3 втв Retirement Register File Store PART 2 struct X86 DADT 2.4 instruction Po-July 22,2003. Computer Organisation Dav One 11

<section-header><section-header><section-header><section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item>

Pentium MMX Processor



13

- P55C MMX Launched at 1997 with Multimedia eXtension
 - Double on-board Level1 cache to 32KB
 - 57 new instructions for video, audio and graphical data
 - A new process called Single Instruction Multiple Data (SIMD) enabled one instruction to perform the same function on multiple pieces of data simultaneously
- 32KB cache, speed up data retrieval from L2 cache

Computer Organisation

- 8 SIMD and eight enhanced(64bit) registers enhanced parallel processing, 8 byte data processed in on clock cycle
- · Benefits multimedia and graphics applications

July 22,2003.

Day One









Pentium Xeon Processors



- Launched at 1998 at 400MHz, represents a combination of Pentium Pro and PII for performance workstation and server markets
- Slot2, increase L2 cache, 512KB or 1MB, support ECC SRAM
- · L2 runs full sped and same as CPU core speed
- · Can run multiple processors
- PIII Xeon launched at 1999 with new Streaming SIMD Extensions (SSE) instruction set added
- Pentium 4 Xeon launched at 2001 with clock speeds 1.7GHz
- microPGA Socket 603, 2x64 PCI buses, Memory Repeater Hubs (MRH-R), Max memory 4GB, integrated with L3 cache of 512L3 cache of 512KB and 1MB

July 22,2003.

Computer Organisation Day One

19

July 22,2003.

Computer Organisation Day One

20

Pentium III Processors

- **%**
- Launched in 1999, 50 new SIMD Extensions for improving floating-point performance
- 8 new 128-bit floating-point registers, can lead to 4 floating-point results returned at each cycle,
- · 12 New Media instruction for further support of multimedia data processing,
- 8 instructions for New Cacheability instructions, and improve CPU's L1 cache
 efficiency
- Unless for 3D/games applications, performance is similar to PII
- Pentium III using "coppermine" launched in Oct 1999, using 0.18-micron process

Pentium III Processors



21

· Smaller die size, lower operating voltage, power-efficient system design

 New PIII L2 size is 256KB, but full speed, enhanced cache "Advanced Transfer Cache" (ATC), 256-bit wide bus, Advanced Buffering technology which increases buffers between processor and system bus

- In July 2000, Intel recalled all 1.13GHz CPU due system malfunction for some applications
- New processor core with 0.13-micron with enhancing Data Prefetch Logic (DPL)
- DPL analyses data access patterns and uses available bandwidth to "prefetch" data into L2 cache
- · Assisted Gunning Transceiver Logic+ (AGTL) signaling at 1.25V, 1 G bandwidth

Computer Organisation

Day One

July 22,2003.



Itanium Processors



- · Intel's newest microprocessor, to be released
- 64-bit architecture (IA-64)
 - 128x64-bit general purpose registers
 - 128 x 82-bit floating point registers
- · Explicit parallelism
 - Packaged in 128-bit bundles ready for execution, make up of three 41 bit instructions plus 5-bit template, the template will identify type of execution unit (memory, floating point, branch, general), can dispatch all 3 instructions in parallel
- Speculation
- · Prediction
- · 64 bit address lines

July 22,2003.

Computer Organisation Day One

23

Computer System Components



- · There are four major components:
 - Central Processing Unit (CPU)
 - Memory (Primary and Secondary)
 - Primary Temporary (e.g. Random Access Memory)
 - Secondary Permanent (e.g. Hard Disk)
 - Input and Output Device (I/O) Peripheral e.g. keyboard and mouse
 - Buses e.g. AGP and PCI

Computer Organisation Day One







Interrupt



37

- An interrupt allows a program or an external device to interrupt the execution of a program.
- The generation of an interrupt can occur by hardware (hardware interrupt) or software (software interrupt).
- When an interrupt occurs, an interrupt service routine (ISR) is called

Computer Organisation

Day One

July 22,2003.





Interrupt • Interrupt Handling - Generates necessary signals to fetch the next instruction from memory (the required instruction). - Changes the contents of PC to the next instruction - Determines the type of instruction in IR - Determines the operand's address - Fetches the operand & places it in the register (MAR) - Carries out the specified operation - Stores the result in proper place including memory (MBR) & register set (PC) - Check Interrupt and response if necessary - Repeat the first step July 22.2003. 40 Computer Organisation Dav One







- Fetch the instruction
- Decode it
- · Fetch operands
- · Perform the operation
- Store results
- Recognize pending interrupts

- Disadvantage:
 - Does not provide a high level of efficiency based on the sequential fashion



July 22,2003.

Computer Organisation Day One

Instruction Pipeline



45

- Pipelining is one of the effective techniques to improve the performance of the CPU
- Perform all tasks concurrently, but on different (sequential) instructions, so the result is temporal parallelism
- An ideal pipeline divides a task into *k* independent sequential subtasks
 - Each subtask requires 1 time slot to complete
 - The task itself then requires k time slots to complete

Computer Organisation

July 22,2003.

Day One







Limitations of Pipelining



49

- · Data Dependence
 - Pipelining, as form of parallelism, must ensure that computed results are the same as if computation was performed in strict sequential order
 - Data dependencies limit when an instruction can be input to the pipeline

Computer Organisation

- Data dependence examples:
 - A = B + C
 - D = E + A
 - C = G x H
 - A = D / H

July 22,2003.

Day One









RISC Processor



- · Reduce Access to main memory
 - processors are much faster than memories
 - end up with waiting for each memory access, waiting execution cycles
 - Reduce memory access by adding instruction and data cache
- Cache
 - High-speed RAM for storing instruction and data
 - Processor examine the cache first before trying to access the memory
 - Cache will supply data if the address stored in cache matches the address being addressed for memory read, called a "hit"
 - Cache (10ns) usually 10 times faster than main memory(60ns)
 - Only a "miss", cannot find the data, a full access to main memory
 - Happen once since a copy of data written into a cache after a "miss"
 - Instruction and data cache stored frequently used instruction & data

July 22,2003.

Computer Organisation Day One

55

July 22,2003.

Computer Organisation Day One

56

RISC Processor

Ŷ

- · Keep instructions and addressing modes simple
 - Programmers only use a small subset of the available instructions
 - Same as instruction modes
 - Fewer instructions and addressing modes on silicon reduces the complexity of instruction decoder, the addressing logic, and the execution unit
 - This allows the machine running at faster speed and less work for each clock period
 - Pentium cannot meet this goal in order to keep backward software compatibility of the previous processors 80x86 and 80486
 - Pentium looks like a RISC machine



RISC Processor



 On a pipeline machine, where fetch, decode and execute operations are performed in parallel, say 5 cycles need to execute the same instructions

Dav One

- The Pentium employs two types of instruction pipelines, U and V
- Pentium is very like a RSIC machine

. Indv	22.2	003

59

RISC Processor

- High-level program converted into assembly code by a

- A Pentium can perform many optimizations on assembly

code to take advantages of the Pentium's architectural

 A compiler can re-order instructions for parallel instruction execution in the floating-point unit or dual-integer pipelines

· Extensively utilize the compiler

compiler

advances



- EX

- WB

July 22.2003.

Execute, Cache and ALU access

Dav One

64

Computer Organisation

Writeback

- Prefixed instructions, e.g. MOV ES:[DI], AL, may only execute in U pipeline

July 22,2003.

July 22,2003.

Computer Organisation Dav One





July 22,2003.

Computer Organisation Day One







Memory	 (*) 	Memory	Ŕ
TypesSpeedConventional/Fast Page4.77 MHz (XT)12 MHz (AT)EDO / BEDO33 MHzSDRAMUp to 133 MHzDDR RAM266 MHz upRDRAMUp to 400 MHzNote: Must support by CPU and Chipset		CPU registers15 - 30 nsecCache Memory50 - 100 nsecConventional Memory75 - 500 nsecHard disk10 - 50 msecFloppy disk95 msecCD-ROM100 - 600 msec	;
July 22,2003. Computer Organisation Day One	73	July 22,2003. Computer Organisation Day One	74
Cache Memory	È	Cache Memory	
 Cache memories are one of the most effective techniques that ca architects have for reducing average latency By storing frequently accessed data in small, fast memories loca 	mputer ed erences	Address	~
 physically close to the processor, the latency of most memory recan be greatly reduced A "hit" is said to occur when the required data is found in the cac "miss" when it is not. The capacity of a cache is simply the amount of data that can be in the cache The line length describes the size of the units of data that the cac operate on. Long cache lines tend to increase the hit rate of the cache by fel more data into the cache on each cache miss, but they can incre total execution time of program by increasing the amount of unus that gets fetched. 	ne, a stored he ching ase the ed data	Processor Control Cache Cache Cache Data Duffer	*

Cache Memory



77

- Cache size between 1K and 512K bytes would be effective
- The performance of the cache is very sensitive to the nature of the work load, it is impossible to arrive a single "optimum" cache size.

Computer Organisation

July 22,2003.

Day One













Replacement Policy



- When a line must be evicted from a cache to make room for incoming data, either because the cache is full or because of conflicts for a set, the policy is to determine which line is evicted.
- The perfect replacement policy would examine the future behavior of the program being run and evict the line that results in the fewest cache misses.
 - Least-recently used (LRU), higher hit rate, but relatively complex to implement, applied in two-way associative caches
 - Not-most-recently used, low hardware cost, applied in moreassociative caches
 - Random replacement, in which randomly selected line from the appropriate set is evicted to make room for incoming data
 - First in, First out

Replacement Policy



- Write-back cache store modified data in the cache, writing it out to the next level of the memory hierarchy only when the line is evicted
 - Write-back caches give higher performance, because most of lines that are written multiple times before they are evicted from the cache

87

July 22,2003.

Replacement Policy



89

- Write-through caches send each write to the next level of the hierarchy when it occurs
 - Write-through caches are somewhat simpler to design and are sometimes used when another device is allowed to access the next level of the memory hierarchy, because they keep the contents of the next level of the hierarchy consistent with the cache at all times.

Day One

Computer Organisation

July 22,2003.















Architecturally, a processor with Hyper-Threading technology is viewed as consisting of two logical processors, each of which has its own <u>1A-32</u> architectural state. After power up and initialization, each logical processor can be inividually halted, interrupted, or directed to execute a specified thread, independently from the other logical processor on the chip. The logical processors share the execution resources of the processor core, which include the execution engine, the caches, the system bus interface, and the firmware.

July 22,2003.

Computer Organisation Day One













Fast Page Mode (FPM)



- One weakness of memory chip design is that an entire row's contents are sent to the multiplexer during each operation, but only 1 bit out of the row is actually sent to the output
- If the contents of the row could be kept in or near the multiplexer, it would be possible to read other bits within the same row by just sending a different column address to the DRAM, rather than doing a full RAS-CAS cycle
- Page-mode DRAMs add a latch between the outputs of the bit cells and the multiplexer. When a row address is sent to the DRAM, the entire contents of the row are stored in the latch
- This allows subsequent accesses that reference a column within the same row to simply send a second column address to the DRAM, it greatly reduces the time required to fetch a contiguous block of data from the DRAM

Day One

Computer Organisation

July 22,2003.























Synchronous Graphic RAM (SGRAM)



121

- · Used for memories on graphics cards
- Work similar to SDRAMs
- SDRAMs are optimized for highest possible memory capacity
- SGRAMs are optimized for the fastest possible data transfer

Computer Organisation

 SGRAMs know about instructions that SDRAMs know nothing about, such as block write and write per bit

Day One

July 22,2003.

Double Data Rate DRAM (DDR-DRAM)



- Initial support to GeForce 256 3D graphics, no support from Intel, supported by AMD
- Double data rate by transferring data on both rising and falling clock edge, effectively double clock frequency, no actually increasing the frequency.
- · DDR-DRAM is backwards-compatible
- Lead to PC-333 modules
- · Naming based on peak bandwidth, not their clock rates

PC100 SRAM	PC133 SRAM	PC1600 DDR	PC2100 DDR	PC2700 DDR
8bytes x 100M =800MBps	8bytes x 133M =1.1GBps	8bytes x 200M =1.6GBps	8bytes x 266M =2.1GBps	8bytes x 333M =2.7GBps

Rambus DRAM (RDRAM)



- · Developed by Intel and Rambus, used first with the chipset i820
- Major elements: master device with Rambus ASIC Cell and Rambus Controller, Direct memory clock generator
- Special RDRAM bus delivers address and control information
 using an asynchronous block-oriented protocol
- · Data rate is 1.6Gbps, operate with max clock rate 800MHz
- The bus make the speed possible, and defines impedances, clocking and signals precisely.
- · No control from RAS, CAS, R/W and CE signals
- Consists of a controller and a number of RDRAM modules connected together via a common bus, the bus is terminated at one end, and so NO RIMM can be left empty.
- · Direct RAMBus, 16-bit-wide serial data path
- · Capacity is limited by the max 32 RDRAM chips

July 22,2003.

Computer Organisation Day One

















80X86 Operating Modes

- Address space limited to 1MB, A0-A19, A20- are inactive

- Segmented memory addressing, 64KB segment limit

Pointers and descriptor table for segment addressing
 Support virtual memory, segmentation and paging

- Each Real Mode Program owns 1MB "chunk" of memory

- Multiple program runs simultaneously but protected each

Assign a privilege level to individual tasks
New Protected Mode --- Virtual 8086 mode





- · Local Descriptor is unique to an application , call application descriptor
- Each descriptor table contains 8192 descriptors or totally 16,384 descriptors

July 22,2003.

Real Mode

· Protected Mode

other

- Segment limit is 4GB

Computer Organisation Day One

135

July 22,2003.

Computer Organisation Day One



















Pentium Instruction Types



- Arithmetic Instructions, e.g.
 - AAA ASCII adjust for addition
 - ADC add byte or word plus carry
 - CMP compare byte or word
 - DIV divide byte or word
 - IMUL integer multiply by byte or word
 - NEG negate byte or word
 - SUB subtract byte or word





